You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
Spartan-6 - Readback CRC (POST_CRC) will still work even if Security level = 1 as long as the ICAP primitive is instantiated in the design
When Security = Level 1 (SBITS = "01") is set, Readback is disabled. This should disable the Readback CRC. How can I work around this?
If the ICAP primitive is instantiated in the design, even if Security = Level 1(SBIT = "01") the Readback CRCwill still work.
Was this Answer Record helpful?