AR# 52934

Can Vivado accept two-dimensional array types as ports?​

Description

When a two-dimensional array is defined as port, my design fails in synthesis with the following error:

ERROR: [Synth 8-2539] port xxx must not be declared to be an array (default settings).

Solution

Two-dimensional array types can be accepted as ports by setting the source files type to SystemVerilog.

Right-click the source file and choose Source Node Properties. Then set Type to "SystemVerilog".

AR# 52934
Date 10/13/2016
Status Active
Type General Article
Tools