We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 53064

2013.3 Vivado/XPS - Vivado designs containing XPS projects added as netlists cannot associate ELF in the tool


The XMP flow is recommended to add Embedded Sources to Vivado projects. Some designers prefer to add the Embedded Sources as netlist due to their third-party synthesis tools, however, in this flow the user cannot associate the ELF file to the processor using the Vivado tool.

How can I work around this problem?


If the designer cannot use the recommended XMP flow, then use the flow below.

Add the system.bmm and ELF files from the XPS/SDK project as source files in Vivado and use the TCL commands below.

  1. First, Associate the ELF file to the Processor. For example:
    set_property MEMDATA.ADDR_MAP_CELLS {<PROCESOR_INSTANCE>} [get_files <ELF_NAME>elf]

    The processor instance can be obtained by opening the implemented design (CTRL+F) and search for the MicroBlaze processor:

    The processor Instance will be shown in the find results, similar to below:


  3. Next, the level of hierarchy where the BRAM exists needs to be specified. This is done with the TCL command below:
    set_property SCOPED_TO_REF "<XPS_MODULE_NAME>" [get_files <BMM_NAME>.bmm]

    This instructs the Vivado tool to look for the XPS module, which will be the name of the XPS project added in Vivado and apply the contents of the BMM file to that level of hierarchy.



        For example, in the project above, this command will be:

        set_property SCOPED_TO_REF "system" [get_files system.bmm]

        if the back-annotated BMM file is required (BMM file with BRAM location defined), then run the command below with the implemented design open:

        write_bmm <BMM File Name>_bd.bmm

 3.  Implement the design, and open the implemented design and run the command below:

      write_bitstream <location to place .bit file>

      For information on the Device Configuration Bitstream Settings, see page 64 of UG908.

AR# 53064
Date 11/27/2013
Status Active
Type General Article
  • Vivado Design Suite - 2012.3
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.1
  • More
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.1
  • Less