This error is normally generated when a VHDL module has not been instantiated properly in the top level Verilog/VHDL file.
As an example refer to the code below:
You can clearly see that the instance dff_vhdl is not properly declared.
The instance name is missing.
This will generate an Error similar to the following:
You need to correct the code as below and it will run correctly.