UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53373

Vivado 2013.1 - Adding the FIFO Generator IP core created with CORE Generator may lead to issues in Vivado if name corresponds to a FIFO VHDL filename

Description

When I add my FIFO Generator IP core created in Core Generator into my Vivado project, I receive errors in Synthesis as follows:

[Synth 8-3493] module 'async_fifo' declared at 'C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/ramfifo/async_fifo.vhd:91' does not have matching formal port for component port 'clk' ["C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":118]
[Synth 8-3493] module 'async_fifo' declared at 'C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/ramfifo/async_fifo.vhd:91' does not have matching formal port for component port 'rst' [C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":118]
[Synth 8-3493] module 'async_fifo' declared at 'C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/ramfifo/async_fifo.vhd:91' does not have matching formal port for component port 'wr_en' [C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":118]
[Synth 8-3493] module 'async_fifo' declared at 'C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/ramfifo/async_fifo.vhd:91' does not have matching formal port for component port 'rd_en' ["C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":118]
[Synth 8-3493] module 'async_fifo' declared at 'C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/ramfifo/async_fifo.vhd:91' does not have matching formal port for component port 'din' ["C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":118]
[Synth 8-3493] module 'async_fifo' declared at 'C:/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/ramfifo/async_fifo.vhd:91' does not have matching formal port for component port 'dout' ["C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":118]
[Synth 8-285] failed synthesizing module 'async_fifo_exdes' ["C:/my_project/project_1/project_1.srcs/sources_1/imports/example_design/async_fifo_exdes.vhd":89]



 Why do these errors occur and can I work around this problem?

Solution

This issue occurs when the following conditions are all true:

  • The FIFO Generator IP core was created with CORE Generator.
  • The IP core name is the same as a file in the installation for the FIFO Generator cores (for example async_fifo.vhd).
  • The .ngc file is included but there is no HDL wrapper file with the same name.

 Vivado is finding the HDL file delivered with the ISE DS installation that has not been customized to match any user parameters and contains all available ports.

Possible workarounds are as follows:

  • Re-generate the FIFO Generator core with a different name.
  • Create an HDL wrapper file with the same base name as the .ngc file and place it in the IP core directory.
  • Run XST synthesis as this issue only occurs with Vivado.

This issue has been fixed in Vivado release 2013.2.

AR# 53373
Date Created 12/07/2012
Last Updated 06/16/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.3
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2013.1
IP
  • FIFO Generator