We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53503

Vivado 2012.x - Are null ranges supported by Vivado Synthesis?


Does Vivado Synthesis support null ranges?

What kind of null ranges are supported?

What type of null ranges will be supported in future releases?


Currently, null ranges have limited support in Vivado Synthesis. The complete support for null ranges is expected to be available in the Vivado 2013.1 design tools.

The following null range types are supported in Vivado 2012.4:

  • null range loop
        -> ex: for i in 0 to -1 loop ..
  • null range declaration
        -> ex: signal s: std_logic_vector(-1 downto 0);

In addition to the above null range types supported in 2012.4, the following null range types are being supported starting in Vivado Synthesis 2013.1:

  • null range subtype declaration
        -> ex: type s_type is array(-1 downto 0) of std_logic;
  • null range assignment
       -> ex: s(-1 downto 0) <= not s(-1 downto 0);
AR# 53503
Date 04/03/2013
Status Active
Type Known Issues
  • Vivado Design Suite