UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5388

FPGA Express: Unlinked modules when black box modules are instantiated. (FE-LINK-2)

Description

Keywords: FPGA Express, unlinked, black box, FE-LINK-2

Urgency: Standard

General Description
After creating implementation in FPGA Express, the following warning will be produced
if you have instantiated any black box modules in your design. Black boxes can be
LogiBLOX or Coregen modules, or any other netlist that is not synthesized by Express.

Warning: Cannot link cell '...' to its reference design '...'. (FE-LINK-2)

This warning means that FPGA Express does not have access to the module
that you have instatiated. It can not read the reference design for this module
because it is a black box.

Solution

As long as you supply a netlist (XNF, EDIF, NGC, NGO, etc.) for this module,
these warnings can be safely ignored. NGDBUILD (the Translate phase) will
merge these netlists with the top level netlist created by FPGA Express. If there
are any discrepancies between pins, NGDBUILD will let you know.
AR# 5388
Date Created 01/12/1999
Last Updated 08/11/2003
Status Archive
Type General Article