UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 53932

14.x - Timing - Do we have any documentation for Source Synchronous Serialization and Deserialization for Spartan-6 FPGA?

Description

I am interfacing an Analog Devices AD9219 40 Msps ADC to our Spartan-6 LX45 FPGA.  The ADC outputs provide sample data by way of one source-synchronous LVDS clock and four LVDS DDR data lanes.  This is similar to how video pixel data is transmitted.  I have not been able to find a suitable reference design or application note.

Can I get any documentation,  application notes, or white papers?

Solution

Yes, there is a Application Note (XAPP 1064) available for this.

The Application Note can be found here: http://www.xilinx.com/support/documentation/application_notes/xapp1064.pdf

AR# 53932
Date Created 01/23/2013
Last Updated 08/06/2013
Status Active
Type General Article
Devices
  • Spartan-6