UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 542

XSI/SYNOPSYS: Constraining I/O pin locations from within Synopsys.

Description

How do I assign pad/pin locations on the chip from the Synopsys environment ?

Solution

At the command window, or in your script file, you should enter the
following command:

set_attribute PAD "pad_location" -type string PIN#

Type in the pad name of the port you want to constrain in place of 'PAD'
and the actual pin number on the device that you want this port to be placed at, in
place of 'pin#' .

For example, for a port named 'data' to be placed at pin p56 on the device, type:

set_attribute data "pad_location" -type string p56

in your script file, just before saving the final .sedif or .sxnf file, OR
at the command line in the command window, just before saving the final .sedif
or .sxnf file.

Note that all package pin numbers do not begin with "p".

To constrain the individual signals of a bus to certain pad locations, enclose the signal name in double quotes: For example, to constrain data<3> to pad p29, type:

set_attribute "data<3>" "pad_location" -type string p29


AR# 542
Date Created 09/20/1995
Last Updated 11/08/2004
Status Archive
Type General Article