UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54547

LogiCORE IP SMPTE UHD-SDI - Release Notes and Known Issues for the Vivado 2013.1 tool and later versions

Description

This answer record contains the Release Notes and Known Issues for the SMPTE UHD-SDI Core and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2013.1 and forward.

LogiCORE SMPTE UHD-SDI Core IP Page:

http://www.xilinx.com/products/intellectual-property/uhd-serial-digital-interface.html

Solution

General Information

Supported Devices can be found in the following three locations:

For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado.

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

 

Core Version Vivado Tools Version
v1.0 (Rev. 2) 2016.1
v1.0 (Rev. 1) 2015.3
v1.0 2015.1

 

General Guidance

The table below provides Answer Records for general guidance when using the LogiCORE SMPTE UHD-SDI core.

 

Article Number Article Title
(Xilinx Answer 65953) How do I map RGB data to the SMPTE SD/HD/3G-SDI Core?

 

Known and Resolved Issues

The following table provides known issues for the SMPTE UHD-SDI core, starting with v1.0, initially released in Vivado 2015.1.

Note: The "Version Found" column lists the version where the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

 

Article Number Article Title Version Found Version Resolved
(Xilinx Answer 67742) XAPP1248 - Synthesis of the UHD-SDI core in 2016.2 is preventing the receiver from locking to the incoming video N/A N/A
(Xilinx Answer 66734) Why can I not target a Virtex UltraScale part with GTHs? v1.0 v1.0 (Rev. 2)
(Xilinx Answer 56449) rx_locked occasionally asserting when no SDI cable is connected v1.0 -

 

Revision History:

8/24/2016 Added (Xilinx Answer 67742).
06/22/2016 Added (Xilinx Answer 56449) and (Xilinx Answer 65953).
04/06/2016 Added (Xilinx Answer 66734) and added v1.0 (Rev. 1) and v1.0 (Rev. 2) to Version Table.
04/01/2015 Initial Release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
56852 Xilinx Multimedia, Video and Imaging Solution Center - Top Issues N/A N/A

Child Answer Records

AR# 54547
Date Created 02/24/2013
Last Updated 09/02/2016
Status Active
Type Release Notes
IP
  • SMPTE UHD-SDI