We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54759

MIG Zynq LPDDR2 - Incorrect indication of pullup terminator to VTT for CKE pin on UG933 (v1.3).


On page 60 of the Zynq-7000 SoC PCB Design Guide (UG933 v1.3), LPDDR2 CKE termination is changed to pulldown from pullup to VTT.

Why is there a change?

Should CKE be terminated?


This is a documentation error.

CKE should only have a pullup to VTT for DDR3.

For LPDDR2 it should have a pulldown on CKE, not termination to VTT.

Revision History:

9/19/2014 - Initial Release

AR# 54759
Date 05/16/2018
Status Active
Type General Article
  • Zynq-7000
Page Bookmarked