UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54795

VIVADO IMPLEMENTATION - How can I fix Partial Antenna problems, [Drc 23-20]

Description

I have an Implemented design.

After running the DRC check or when attempting to generate the Bitstream, I receive the following ERROR message:

ERROR: [Drc 23-20] Rule violation (RTSTAT-5) Partial antenna - <xxx> net(s) have a partial antenna. The problem net ...

How can this be fixed?

Solution

The partial antenna message should not happen in any design. 


This means there are some nets with endpoints not connected to any PIN, which could cause problems when the design is loaded into the FPGA.

To work around this problem you can try to reroute the nets involved from the Vivado GUI or the Tcl command window.


For the Tcl command window you need to follow the steps bellow:

  1. Select the error message and find out the name of the nets failing.
     
  2. Unroute  those nets with the command:
    route_design -unroute -nets [get_nets <net_name>]
  3. Reroute the nets with the command:
    route_design -nets [get_nets <net_name>] -effort_level high
  4. Check that the previous nets were routed with the DRC check tool:
    report_drc -name <report_name> -rules RTSTAT-5 -verbose

    (The partial antenna rule is defined under the DRC rule RTSTAT-5)

 

For Vivado GUI steps, please refer to (Xilinx Answer 54683)

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
53854 Vivado Implementation - How do I debug Vivado routing issues? N/A N/A

Associated Answer Records

AR# 54795
Date Created 03/07/2013
Last Updated 09/03/2014
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite