UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
Accelerate Your Machine Learning and Computer Vision Algorithms
Showcase of Products Enabled by Xilinx Technology
Powered by Xilinx: From Autonomous Cars to Cyber Security and Accelerated Computing
Documentation Navigator Download Today
Community Forums Join Now
Download Xilinx Go Mobile App Today!
Forgot your username or password?
New to Xilinx? Create your account
By signing in, you agree to the Xilinx Terms of Use and Privacy Policy.
You can use the "write_edif" command to write out the netlist for the synthesized design.
Alternatively, open the synthesized design, and select File > Export > Export Netlist.