We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome,
Internet Explorer 11,
Safari. Thank you!
AR# 54937: 14.2 Virtex-7 (V7) GSR not working correctly with the StartupE2 primative in simulation
14.2 Virtex-7 (V7) GSR not working correctly with the StartupE2 primative in simulation
When running a simulation for Virtex-7 FPGA and using a StartupE2 block to simulate the global reset behavior of the device, the simulation shows the GSR reset will never assert, causing incorrect simulation results.
This is a known issue with the ISE based tool flow as of the 14.2 release. The issue has been repaired as of the 14.3 release.