UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54985

DDS Compiler v5.0: DDS Compiler what is the maximum possible frequency

Description

What is the maximum possible frequency for the DDS Compiler?


Solution

The DDS Compiler output maximum frequency depends on the system clock. 

The system clock depends upon the target devices maximum frequency support.

Please refer to the DS switching characteristic report for the maximum frequency supported by the target device
.
AR# 54985
Date Created 03/19/2013
Last Updated 03/02/2015
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite
  • ISE Design Suite
IP
  • DDS Compiler