UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55078

RXAUI v3.0 - 2013.1 - Shared Clock and Reset Logic

Description

To aide clock and reset sharing among multiple IP instantiations, the RXAUI v3.0 HDL wrapper files have been redesigned to more easily allow sharing of common clocks and reset logic among multiple IP instances.

Solution

  • Users can select to have common clock and reset logic placed in the example design wrapper files or the core block level
  • The GT common block is now placed at the same hierarchy level as the common clock and reset logic instead of the transceiver wrapper file to allow for users to easily share this block
  • More information on ports and diagrams with the hierarchy can be found in the RXAUI Product Guide: http://www.xilinx.com/support/documentation/ipcommunicationnetwork_ethernet_rxaui.htm

Linked Answer Records

Child Answer Records

Answer Number Answer Title Version Found Version Resolved
54249 IP Release Notes and Known Issues for LogiCORE RXAUI for Vivado 2013.1 and newer tool versions N/A N/A
AR# 55078
Date Created 03/22/2013
Last Updated 04/01/2013
Status Active
Type General Article
IP
  • RXAUI