UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 55368

7 Series FPGA GTP Transceiver - Generating cores in Transceiver Wizard v2.5 for CPRI/RXAUI protocols in the ISE 14.5/Vivado 2013.1 design tools

Description

This answer record describes how to generate the CPRI and RXAUI cores properly in the 7 Series FPGAs Transceivers wizard v2.5 for GTP transceiver in the ISE 14.5 and Vivado 2013.1 design tools.

Solution

The following steps must be followed to generate a core successfully. This issue will be fixed in the next version of the Wizard.

ISE 14.5 Design Suite:

CPRI:

You will see RX reference clock highlighted in red on page 1 and TX Buffer Bypass mode Manual is highlighted in red on page 2.

In order to generate a valid core, perform the following:

  1. Double-click on the TX reference clock value on Page 1.
  2. Double-click on the Manual option for TX Buffer Bypass mode on Page 2.
    This will remove the red highlight and you can proceed with core generation.


RXAUI:

Please use the Vivado 2013.1 tool to generate the protocol wrapper for RXAUI using the following work-around.

Vivado 2013.1 Design Suite:

CPRI:

You will see TX Buffer Bypass mode Manual is highlighted in red in the Encoding and Clocking Tab.

In order to generate a valid core, you will need to do the following:

  1. Select Manual option for TX Buffer Bypass mode.
  2. Select Align to Two Byte Boundaries in Comma Alignment and Equalization Tab.

RXAUI:

You will see TX Buffer Bypass mode Manual is highlighted in red in the Encoding and Clocking Tab.

In order to generate a valid core, you should select the Manual option for TX Buffer Bypass mode.

This will remove the red highlight and user can proceed with core generation.

AR# 55368
Date 06/21/2017
Status Active
Type General Article
Devices
  • Artix-7
Tools
  • ISE Design Suite - 14.5
  • Vivado Design Suite - 2013.1
IP
  • 7 Series FPGAs Transceivers Wizard