UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55419

MIG 7 Series, RLDRAM3 - Extra address bits

Description

Version Found: v1.8
Version Resolved: See (Xilinx Answer 45195) and (Xilinx Answer 54025)

The MIG RLDRAM3 design uses 20 address bits regardless of the Burst Length selected. Therefore, it is possible for the user to try and write/read to an address location that does not exist.

Solution

For RLDRAM3 memory, the address width varies based on the burst length. The MIG RLDRAM3 design will always use 20 address bits regardless of the burst length, so you must be aware of this and avoid accessing memory locations that do not exist. Refer to the RLDRAM3 data sheet for address width configurations based off different burst lengths.

Following is an example of the address width configurations based off different burst lengths.


Revision History

04/9/2013 - Initial release

AR# 55419
Date Created 04/05/2013
Last Updated 04/09/2013
Status Active
Type Known Issues
Devices
  • Virtex-7
  • Kintex-7
  • Artix-7
  • Zynq-7000
IP
  • MIG 7 Series