We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55458

Clocking Wizard v3.6 - Incorrect derived clock period in UCF


In the CORE Generator tool, the Clocking Wizard v3.6 can create an incorrect derived clock period in the UCF file that is generated with the core. Note that the UCF states:

"Derived clock periods. These are commented out because they are automatically propogated by the tools. However, if you'd like to use them for module level testing, you can copy them into your module level timing checks"


The main input period constraint is correct and will be propagated.

If module level testing is required, the dervied clock periods should be corrected before use.

AR# 55458
Date 04/09/2013
Status Archive
Type General Article
  • Virtex-7
Page Bookmarked