We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5582

M1.5i PAR: ERROR:xvkap:50 - Design conataines net <netname> driven by TBUFs that are constrained to different rows


Keywords: 1.5i, par, xvkap, 50, tbuf, constrain, different

Urgency: Standard

General Description: A Virtex design Translates and Maps succesfully. In
Place and Route the following error is encountered:

ERROR:xvkap:50 - Design contains net <netname> driven by
TBUFs that are constrained to different rows.


Check to see if 2 TBUFs in the same slice are driving to the same signal. In Virtex,
the TBUFs must drive different horizontal long lines. By moving the TBUFs so that
only 1 in each slice drives a specific net, PAR will interpret that TBUFs are
constrained to the same row and will not report an error.
AR# 5582
Date 12/01/2009
Status Archive
Type General Article