UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55826

LogiCORE IP Serial RapidIO Gen2 v2.0 - Packets stalling in the TX Buffer

Description

Version Found: v2.0
Version Resolved and other Known Issues for v2.0 core: See (Xilinx Answer 54648)

The packets are going into the TX Buffer but is not coming out and being presented to the GT link; hence, this has stalled the packet transfer indefinitely.

Solution

This is a known issue to be fixed in the next release of the core.

To work around the issue in this release of the core, install the SRIO Gen2 v2.0 Rev1 patch that is available in (Xilinx Answer 55737).

Revision History
05/02/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54648 LogiCORE IP Serial RapidIO Gen2 Core - Release Notes and Known Issues for Vivado 2013.1 and newer tools N/A N/A
AR# 55826
Date Created 05/02/2013
Last Updated 05/02/2013
Status Active
Type Known Issues
IP
  • Serial RapidIO