We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56220

7 Series GTZ Wizard v2.6 - TXRATESELn/RXRATESELn[8:0] value set incorrectly for 14.025 Gb/s line rate and 212.5 MHz reference clock


7 Series GTZ wizard v2.6 sets TXRATESELn/RXRATESELn[8:0] value to 9'b 1_0101_0001 for 14.025 Gb/s & 212.5 MHz setting. 


The Wizard setting is incorrect. Users should modify it to the value documented in the 7 Series GTZ User Guide, (UG478) v2.0, Table 2-5. 

The correct value is 9'b 1_0101_0010.

This will be fixed in the Wizard in Vivado 2013.3 tools.

AR# 56220
Date 06/13/2017
Status Active
Type General Article
  • FPGA Device Families
Page Bookmarked