UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56266

14.5 EDK, Platgen – Platgen crashes when two EMIO SPI are added to a ZC706 project and in Zynq TAB the two SPI via EMIO are marked as RED

Description

Open any Zynq design and select both SPI0 and SPI1 to be on EMIO. The Zynq PS clocking Wizard will show the SPI controller frequency @ 0 MHz. Also in Zynq TAB the two SPI via EMIO are marked as RED.

If user runs the Generate Netlist command on the design then platgen crashes out with following error message:

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
make: *** [implementation/system_clock_generator_0_wrapper.ngc] Floating point exception (core dumped)
Done!

The crash also occurs on Windows platforms.

This issue occurs in any Zynq 7000 design prepared from XPS 14.5 or XPS 14.6 releases.

Solution

To overcome these problems stated above, you can replace the file spi1_preset.xml attached at the end of this answer record in the following build path, then reopen the MIO page and configure it:
$XILINX/data/

In a default installation on a computer with a Windows OS, the path is:

C:\Xilinx\<ISE_VERSION>\ISE_DS\ISE\data\zynqconfig\spi

zynqconfig/spi/

 

Attachments

Associated Attachments

Name File Size File Type
spi1_preset.xml 13 KB XML
AR# 56266
Date Created 06/06/2013
Last Updated 06/11/2013
Status Active
Type Known Issues
Devices
  • Zynq-7000
Tools
  • EDK - 14.5
  • EDK
  • EDK - 14.6