We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56356

Zynq-7000 SoC, 14.5 FSBL - Is there a changelog?


Is there an FSBL changelog that has information on the specific bugs that have been fixed? Many only have CR numbers as entries.

Future updates in the FSBL source file header will include customer-usable change log information.


This is a summary of the changes from EDK14.4 to EDK 14.5 FSBL.

This log has been extracted from the differences between two FSBL projects (in 14.4 and 14.5) both targeting the ZC702 evaluation board.

main.c / fsbl.h

CR# 689077: 

FSBL hangs at Handoff when clearing the TX UART buffer. 

Resolution: STDOUT_BASEADDRESS macro value changes based on the UART selected, hence used STDOUT_BASEADDRESS as UART base address.

CR# 683145: 

Define stack area for FIQ, UNDEF modes in linker file. 

Resolution: FSBL linker modified to create stack area for FIQ, UNDEF.

Removed DDR initialization check

Removed DDR ECC initialization code

Modified hand off address check to 1MB

Added RSA authentication support

Watchdog disabled for AES E-Fuse encryption

Fallback support for E-Fuse encryption without reset


Removed fabric_init() call from DDR ECC initialization.


Corrected FSBL version number print.


Fix for FSBL prints "unsupported silicon version for v3.0" 3.0 Silicon


CR#691148 and CR# 695578: 

FSBL failed to load standalone application in secure bootmode. 

Resolution: Application will be placed at load address instead of DDR temporary address.

CR# 710128 FSBL: 

Linux boot failing without load attribute set for Linux partitions in BIF. 

Resolution: FSBL will load partitions with valid load address and stop loading if any invalid load addresses are encountered.


Removed LPBK_DLY_ADJ register setting code as we use divisor 8



Cleared PCAP interrupts after transfer in ClearPcap_Status function in pcap.c file.

CR# 689026:

FSBL does not hold PL resets active during bit download. 

Resolution: PL resets are released just before handoff.


FSBL functionality is broken and its not able to boot in QSPI/NAND bootmode. 

Resolution: New flags are added to the DevCfg driver for handling loopback XDCFG_CONCURRENT_NONSEC_READ_WRITE XDCFG_CONCURRENT_SECURE_READ_WRITE.

Removed check to see if Fabric is already initialized

CR# 705664:

FSBL fails to decrypt the bitstream when the image is AES encrypted using a non-zero key value. 

Resolution: Fabric cleaning will not be done for AES-E-Fuse encryption.


Added FsblHookFallback()

Linked Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
52512 Xilinx Zynq-7000 SoC Solution Center N/A N/A
AR# 56356
Date 06/13/2018
Status Active
Type General Article
  • Zynq-7000
  • EDK - 14.5
Page Bookmarked