We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 564

FPGA COMPILER: PULLUPs/PULLDOWNs must be instantiated when using Synopsys.


Can PULLUPs and PULLDOWNs be inferred or do they have to be instantiated ?


PULLUP and PULLDOWN components may be inferred on pad connections of input and
output cells. These I/O cells have attributes that allow you to infer PULLUP or PULLDOWN
resistors using the set_pad_type command in Synopsys tools.
For example, to attach a PULLUP resistor to an input port named INPUT1, type:

set_pad_type -pullup INPUT1

Internal PULLUPs must be INSTANTIATED, they cannot be inferred.

AR# 564
Date 11/08/2004
Status Archive
Type General Article