UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56519

2013.2 Vivado - Interrupt sensitivity is not being populated correctly in the IP Integrator Interrupt Controller customize GUI

Description

The Interrupt sensitivity type is not being populated correctly in designs containing external interrupts connected to the IP Integrator Interrupt Controller.

For example, I have an external interrupt set to EDGE_RISING and this is connected to the interrupt controller INTR port; I would expect to see this reflected in the customize IP GUI. However, this is set to the default LEVEL_HIGH (FFFFFFFF) in the interface.

How can this issue be addressed?

Solution

To fix this issue:

  1. First, the AXI_INTR IP must be made local.
    • To do this, create a local repository; see step 1 in (Xilinx Answer 54812) and copy the AXI_INTR_V3_1 from the Vivado install into this newly created repository.
  2. Next, copy the "bd.tcl" file (attached at the end of this answer record) into the bd folder in the AXI_INTR_V3_1.
  3. Close the project, and re-open.
  4. Next, right-click on the block diagram and select Generate Output Products.


Now, when you open the customize IP GUI, you will see the interrupt type populated correctly.

This issue is resolved in Vivado Design Suite 2013.3.

Attachments

Associated Attachments

Name File Size File Type
bd.tcl 13 KB TCL
AR# 56519
Date Created 06/20/2013
Last Updated 10/29/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Zynq-7000
Tools
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.1
IP
  • AXI Interrupt Controller