UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5663

1.5i 4KX* MAP - FATAL_ERROR:xvkma:xvkmapper.c:1691:1.113 - Cannot satisfy LOC/RLOC constraint on comp H14/H57/I610/$1I106/$1I64 Process will terminate. Cannot satisfy LOC/RLOC constraint on comp H14/H57/I610/$1I106/$1I64 Process will terminate.

Description

Keywords: map, virtex, carry, loop, xvkma,113

Urgency: standard

General Description:
FATAL_ERROR:xvkma:xvkmapper.c:1691:1.113 - Cannot satisfy LOC/RLOC constraint
on comp H14/H57/I610/$1I106/$1I64 Process will terminate. Please call Xilinx
support.

Solution

This may be the result of a carrychain loop. For example: the Cout of a counter feeding the Cin of the same counter.

For now, the user must manually break the carrychain loop. put a BUF between the final Cout and the first Cin. Then put keep attributes on the nets connected to the the BUF.

This problem is fixed in version 2.1 due out in June, 1999.
AR# 5663
Date Created 02/15/1999
Last Updated 04/25/2000
Status Archive
Type General Article