UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56750

2013.2 Vivado - Redundant line added in the entity declaration when creating VHDL source in Add sources -> Create File

Description

When I create a VHDL file using the Add Sources -> Add or create design sources -> Create File in 2013.2 Vivado IDE, the created VHDL file has the entity declaration specified twice as shown below:

entity test is
entity test is
    Port ( f : in STD_LOGIC);
end test;

This results in a critical warning similar to the following:

[HDL 9-806] Syntax error near "entity". ["../../project_3/project_3.srcs/sources_1/new/test.vhd":35]

Solution

This issue occurs in the Vivado 2013.2 tool.

To work around the problem, you should manually remove the redundant line from the file.

This issue has been fixed in Vivado Design Suite 2013.3.

AR# 56750
Date Created 07/14/2013
Last Updated 10/30/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite - 2013.2