During simulation of the FIR Compiler, post-synthesis and post-implementation netlists memory collision errors are generated.
This is a known issue for some configurations of the FIR compiler IP when Block Memory is used by the core.
Post synthesis and implementation simulations might report block RAM memory collision errors.
These errors are issued by the block RAM primitive when a write occurs and the read and write addresses match.
However, a read or write event is qualified by read enable or write enable respectively.
In operation, read and write events never occur to the same address at the same time so functionality is not affected by these apparent collisions.
The simulator break severity might have to be changed from ERROR to FAILURE to enable the simulation to continue beyond the memory collisions.