UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57046

2014.4 Vivado IP Integrator - AXI ports from Vivado CPRI do not match IP Integrator AXI external ports

Description

If I make the AXI signals external in the IP Integrator block design, the resulting AXI signals do not match the CPRI IP AXI interface signals.

For example:

CPRI_MST_M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );  //From IPI
s_axi_arready : OUT STD_LOGIC;                            //From CPRI IP

This causes potential synthesis issues.

Solution

To address this issue, please consider one of the following work-arounds:

  • Set the Target Language to Verilog in the Project Settings, instead of VHDL.
    • To do this, click Project Manager -> Project Settings and change the Target Language to Verilog.
  • If you want to use VHDL:
    • You must perform bit slicing in the external HDL code.
    • Ensure that there is a coupler present, for example by turning on a register slice.
AR# 57046
Date Created 08/08/2013
Last Updated 01/26/2015
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Zynq-7000
Tools
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2014.1
  • More
  • Vivado Design Suite - 2014.2
  • Vivado Design Suite - 2014.3
  • Vivado Design Suite - 2014.4
  • Less
IP
  • CPRI