UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57208

7 FPGA Gen3 Integrated Block for PCI Express v2.1 - 3DW TLP Header is Logged as 4DW TLP Header in the AER Header Log Register

Description

Version Found: v2.1
Version Resolved and other Known Issues: See (Xilinx Answer 54645).

When TLP containing error is a 3DW Format/Type TLP, the core will always log 4DW TLP in the AER Header Log Register. For example:

  • Memory Read 3DW TLP + ECRC
    When this packet is logged into the AER, the Header Log register will show the 3DW Memory Read TLP header and 1DW of ECRC value.
  • Memory Write 3DW TLP + 1DW Payload + ECRC
    When this packet is logged into the AER, the Header Log register will show the 3DW Memory Write TLP Header and 1DW Payload data.

Note: "Version Found" refers to the version the problem was first discovered. The problem may also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Solution

There is currently no fix for this issue. However, the software (driver / user logic) can be designed to ignore the 4th DW if the first three DWs indicate that it is a 3DW Format/Type TLP packet.

Revision History
8/22/2013 - Initial release

Linked Answer Records

Master Answer Records

AR# 57208
Date Created 08/22/2013
Last Updated 10/28/2013
Status Active
Type General Article
IP
  • Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)