UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5736

1.5i Virtex Map - Bus error (core dumped) on V300 design

Description

Keywords: map, virtex, core dump, bus error, pack registers in iob

Urgency: Normal

General Description:

m1.5.28 virtex 300 design. synplicity 5.08.

When running map with -pr b option (pack both input/output registers in IOB),
map exits with bus error (core dumped) as follows:

M1_5.28: zeppelin% map -pr b -o tx_fpga_map.ncd tx_fpga.ngd
map: version M1.5.28i
Copyright (c) 1995-1998 Xilinx, Inc. All rights reserved.
Reading NGD file "tx_fpga.ngd"...
Using target part "v300bg432-4".
Processing logical timing constraints...
..Removing unused or disabled logic...
Checking design components...
Optimizing...
Pushing bubbles ...
Collapsing logic...
Merging...
Bus Error (core dumped)

Solution

workarounds:

1. run map with -pr o (pack registers in IOB output register)
2. run map without -pr option (no greedy packing of registers into IOBs)

This issue has been fixed in version 2.1i.
AR# 5736
Date Created 02/23/1999
Last Updated 04/25/2000
Status Archive
Type General Article