UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57657

MIG 7 Series - mig.prj created in XPS is not read correctly in the Vivado tool

Description

Version Found: v2.0
Version Resolved: See (Xilinx Answer 54025)

 

The mig.prj is used in the MIG GUI option "Verify Pin Changes and Update Design" to validate and update the design. When using a mig.prj file created in XPS to regenerate the same design in Vivado, the C_S_AXI_DATA_WIDTH does not get generated correctly. The C_S_AXI_DATA_WIDTH changes to the default of 256 bits which can cause errors in your system if 256 is not the correct value.

Solution

To work around the issue, create a new MIG design in the Vivado tool using the same name and configuration options that you used in XPS; this will ensure the C_S_AXI_DATA_WIDTH setting is correct.

Revision History
09/26/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 57657
Date Created 09/26/2013
Last Updated 09/26/2013
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Artix-7
  • Virtex-7
IP
  • MIG 7 Series