We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57694

PlanAhead - The inserted bufio2 cannot be seen in the schematic view of the implemented design


The tool inserts the BUFIO2(In MAP stage) into the netlist between IBUFDS and DCM, but this inserted bufio2 cannot be seen in schematic as well device view of implemented design.

I am able to see this BUFIO2 in the fpga_editor and netgen output (simulation netlist).

Is this the expected behavior?


This display issue is due to the limitation of logical to the physical database and is the expected behavior.

The schematic of the PlanAhead tool is based on the logical database, which does not contain the bufio2 added by MAP.

AR# 57694
Date 10/09/2013
Status Archive
Type General Article
  • Spartan-6
  • PlanAhead
Page Bookmarked