UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57716

14.x PlanAhead - Language Template typo for Mealy binary state machine

Description

In the Verilog "Language Template" of the PlanAhead tool for Mealy binary state machines, the attribute "FSM_ENCODING" is incorrect. The word "Sequential" is incorrectly spelled.

The current content:

(* FSM_ENCODING="SEQUNTIAL", SAFE_IMPLEMENTATION="YES", SAFE_RECOVERY_STATE="<recovery_state_value>" *) reg [3:0] state = <state1>;

It should be:

(* FSM_ENCODING="SEQUENTIAL", SAFE_IMPLEMENTATION="YES", SAFE_RECOVERY_STATE="<recovery_state_value>" *) reg [3:0] state = <state1>;

Solution

The issue has been fixed in the Vivado Language Templates.

AR# 57716
Date Created 09/30/2013
Last Updated 10/28/2013
Status Active
Type Known Issues
Tools
  • PlanAhead