UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 57871

2013.x Vivado Power Analysis - Do I need set_input_delay constraints?

Description

Do I need set_input_delay constraints?

Solution

The Vivado Power Analysis (report_power) relies on the set_input_delay to get the clock association of the switching activity rate for the synchronous elements associated with the port(s).

You must make sure that all inputs have a set_input_delay constraint.

AR# 57871
Date Created 10/08/2013
Last Updated 10/08/2013
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2
  • Vivado Design Suite - 2013.3