The tool has support for Verilog 2001 and System Verilog; this function is supported as part of the System Verilog feature support in the tool.
To get this function working, the -sv switch can be used on the Verilog file. For example, read_verilog -sv test.v.
For now, there are no plans to expand support for this in Verilog 2001, but instead the recommendation is to use System Verilog.
Going forward, System Verilog will become the default setting for language for Vivado Synthesis.