We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58069

10-Gigabit Ethernet PCS/PMA (10GBASE-R/10GBASE-KR) v4.0 and earlier - Configuration Vector - 125us timer not initialized correctly in example design


When using the Verilog or VHDL 10GBASE-R or the VHDL 10GBASE-KR example design, the configuration_vector[399:384] is tied to 0.

However, the product guide states that these bits should be 0x4c4b to set the correct 125 microsecond timer for the BER monitor state machine.


To correct this, change configuration_vector[99:384] to 0x4c4b in the example design.

This has been addressed in the 2013.4 release of the core.

Linked Answer Records

Master Answer Records

AR# 58069
Date 09/23/2014
Status Active
Type General Article
  • 10 Gigabit Ethernet PCS-PMA with FEC/Auto-Negotiation for backplanes (10GBASE-KR)
  • Ten Gigabit Ethernet PCS/PMA
Page Bookmarked