UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
  1. Xilinx - Adaptable. Intelligent.
  2. Support
  3. AR# 5810: 1.5i Map - A case has been seen where -pr b option drops an inversion between flop and BUFT.

AR# 5810

1.5i Map - A case has been seen where -pr b option drops an inversion between flop and BUFT.

Description

Keywords: MAP, -pr b, BUFT

Urgency: standard

General Description:
If a Virtex design has a flip flop connected to an inverter and the output of the inverter enables a BUFT, the design is mapped with the correct logic. When the -pr b option is used to push the flop into the IOB, the inveris lost, corrupting the logic.

Solution

This problem has been corrected for version 2.1i.
AR# 5810
Date 04/25/2000
Status Archive
Type General Article
Page Bookmarked