We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 58201

2013.3 XPE - BRAM/FIFO has increased compared to 2013.2


Why has the block RAM and FIFO power usage increased when I migrate from 2013.2 XPE to 2013.3 XPE?


The block RAM modeling has been updated in 2013.3. A portion of the updates associated with the block RAM is the accuracy based upon the block RAM configuration. Specific power savings were updated based on the ENABLE and WRITE Mode setup and based on the WRITE_MODE and WRITE Enable configurations. There has been an increase of approximately 25% (compared to previous estimates) for block RAM and approximately 40% (compared to previous estimates) for FIFO.

The other updates in 2013.3 are:

  • Updates to the characterization data and device models.
  • The GTH AVCC were updated based on new characterization data.
  • The package thermal resistance values were updated.
  • The block RAM values "Default" and "Power Optimization" mode were updated.
AR# 58201
Date 11/06/2013
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2013.3