UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58238

2013.3 IP Integrator - Block design fails validation due to mismatch in CLK_DOMAIN on my custom IP created in IP Packager

Description

I have a simple block design which contains a custom IP with AXI interface created in IP Packager. However, validation fails with an error similar to the following:

ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /<custom_ip>_0/S_AXI(design_1_custom_ip_0_0_clk) and /microblaze_0/M_AXI_DP(design_1_clk_wiz_1_0_clk_out1)
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.

How can this be addressed?

Solution

The CLK_DOMAIN is auto-populated using the clock that is specified in the Port Maps for the signal_clock. This clock must be the same one that is used to clock the AXI interface.

For example:





     

 

 

 

 

 

 

 

In the image above, you can see that the S_AXI is connected to the M_AXI of the interconnect; the S_AXI is being clocked by the S_AXI_ACLK, so this must be represented in the IP Interface.

To verify this:

  1. select the IP, right-click and choose Edit in IP Packager.
  2. In the IP Packager, choose IP Interfaces > signal_clock. Under the Port Maps tab, make sure that the Physical Name is set to the S_AXI_ACLK (or, what ever clock is drivingthe AXI interface):


  3. Once this is changed, select Review and Package > Re-package IP.

 

AR# 58238
Date Created 11/01/2013
Last Updated 11/07/2013
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.3