UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58321

14.7 PlanAhead - XPS Zynq MIO Configuration change of IO Standard does not have effect in PlanAhead tool

Description

In the XPS / PlanAhead flow a Zynq MIO Configuration change of IO Standard does not have effect in the PlanAhead tool.

For example, if I create an XPS Zynq design, then run implementation in PlanAhead and check Pad Report, I can see that the IO Standard is as I set it, LVCMOS33.
However, if I want to change to LVCMOS25, I re-open the XPS design and change the MIO IO Standard setting in the Zynq PS MIO Configurations, then close XPS, and rerun synthesis and implementation in the PlanAhead tool.
When I check the Pad Report in PlanAhead, I see that the IO Standard is not changed and it can be seen in the new "system_stub.ucf" that this was not updated with the new setting of LVCMOS25, even though this ucf is regenerated.

Solution

To work around this issue, clean the netlist using the Hardware -> Clean Netlist in XPS.

Close XPS and re-run synthesis and implementation in the PlanAhead tool.

AR# 58321
Date Created 11/08/2013
Last Updated 01/07/2014
Status Active
Type Known Issues
Devices
  • SoC
  • Zynq-7000
Tools
  • ISE Design Suite - 14.7
  • PlanAhead
  • ISE Design Suite - 14