You are using a deprecated Browser. Internet Explorer is no longer supported by Xilinx.
2013.3 Vivado - Power optimization incorrectly removes active signal on ENARDEN pin of RAMB36E1 and grounds the pin
A case has been seen where power optimization incorrectly removes active signal on ENARDEN pin of RAMB36E1 and grounds the pin.
This problem has been fixed for 2013.4.
Meanwhile, you can work around this issue by applying a dont_touch parameter to all affected RAMB36E1a.
Another option is to disable power optimization with the parameter:
set_param logicopt.enablePowerLopt 0
Was this Answer Record helpful?