We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58483

2013.3 Vivado Sysgen - DSP48 Macro 3.0 does not perform C +/- CONCAT instructions correctly without latency enabled in the block


I have the following instructions enabled in the DSP48 Macro 3.0:


However the calculation is not correct. 

If I add the P register in the DSP48 cell, then the calculation is correct.


This is a known issue in the DSP48 Macro 3.0 block and has been seen in both Vivado Design Suite 2013.3 and 2013.4.

It is possible to work around this issue by using the AddSub block or (if you can tolerate additional latency) checking the P register block in the DSP48 Macro.

This issue is resolved in the 2014.1 release.

AR# 58483
Date 02/18/2015
Status Active
Type General Article
  • Vivado Design Suite - 2013.3
  • System Generator for DSP
  • DSP48 Macro
Page Bookmarked