We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58647

MIG 7 Series DDR3 - Unable to derive 150 MHz input clock frequency


Version Found: MIG 7 Series v2.0 Rev 2
Version Resolved: See (Xilinx Answer 54025)

When generating MIG Controller with DDR3 clock frequency 400 MHz, input clock 150 MHz is not being shown in the drop-down list. However, this configuration should be allowed as all MIG clock requirements are met.


The Clocking Wizard is run in the background of the MIG GUI to determine the allowable input clock frequencies. The MIG GUI operates in picoseconds, but the Clocking Wizard operates in MHz which causes rounding errors when converting from picoseconds to MHz.

To work around the issue for MIG v2.0 and newer IP, the attached patch must be applied. Instructions for applying the patch can be found inside of the ar58647.zip file.

Revision History
12/19/2013 - Initial release



Associated Attachments

Name File Size File Type
ar58647.zip 6 MB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado N/A N/A
AR# 58647
Date 12/20/2013
Status Active
Type Known Issues
Page Bookmarked