UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58882

Xilinx Simulation Solution Center - Design Assistant - Vivado Simulator - Behavioral Simulation

Description

This Answer Record contains child answer records covering issues related to Behavioral Simulation. The answer records provides explanation of these issues which you may face while using Vivado Simulator. The answer record also contains information related to known issues and good coding practices.

Note: This article is part of Xilinx Simulation Solution Center Xilinx Answer 58795. The Xilinx Simulation Solution Center is available to address all questions related to Simulation. Whether you are starting a new design with Vivado Simulator or troubleshooting a problem with a supported third party simulator, use the Xilinx Simulation Solution Center to guide you to the right information.

Solution

(Xilinx Answer 63985) How to run behavioral simulation using Vivado Simulator?  
(Xilinx Answer 56685) 2013.1 Vivado Simulator - ERROR: [XSIM 43-3225] Can not find design unit work. in library work located at xsim.dir /work
(Xilinx Answer 56492) 2013.2 Vivado IP Flows - Simulation fails with "ERROR: [VRFC 10-2063] Module <core_name> not found while processing module instance <inst_name> [<file location>]" 
(Xilinx Answer 54924) Vivado Simulator (XSIM) - "Analog Data File Error : No valid channel name in the input file for XADC"
(Xilinx Answer 59021) 2013.x Vivado Simulator - Using reverse range attribute causes fatal error
(Xilinx Answer 60703) 2014.1 - How can I simulate a hierarchical submodule in a IP Integrator Block Design
(Xilinx Answer 57368) 2013.2 - VIVADO_SIMULATION: ERROR: [XSIM 43-4103] Overriding of generics and parameters on multiple mixed hdl tops not supported
(Xilinx Answer 62472) Vivado Simulation 2014.3 - ERROR: [Common 17-161] Invalid option value '' specified for 'object'.
(Xilinx Answer 62969) 2014.4 Vivado Simulator - ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) in Windows platform due to large concatenation of signals


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
58799 Xilinx Simulation Solution Center - Design Assistant - Vivado Simulator N/A N/A

Child Answer Records

AR# 58882
Date Created 12/18/2013
Last Updated 04/02/2015
Status Active
Type Solution Center
Tools
  • Vivado Design Suite