UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 58996

System Generator for DSP 13.4 to 14.7 - Why does the %full flag always stay at zero when simulating the First Word Fall Through (FWFT) FIFO in Simulink?

Description

Why does the %full flag always stay at zero when simulating the First Word Fall Through (FWFT) FIFO in Simulink?

Solution

This is a known problem with the FIFO when the FWFT option is enabled. The hardware will work correctly, as will the HDL simulation.

You can work around this issue by generating a synchronous FIFO with FWFT enabled in the CORE Generator tool, then bringing it into System Generator for DSP as a blackbox.

Information on how to bring a core into System Generator for DSP as a blackbox can be found in the System Generator for DSP User Guide (UG639), under the Blackbox example:
http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/sysgen_gs.pdf

Linked Answer Records

Master Answer Records

AR# 58996
Date Created 01/06/2014
Last Updated 01/08/2014
Status Active
Type General Article
Tools
  • System Generator for DSP
IP
  • FIFO
  • FIFO Generator