UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59053

2013.3 Timing - Whether can report_clocks be enabled on elaborated netlist

Description

In Vivado 2013.3, all timing reporting commands are disabled in elaborated designs except for report_clocks because it does not require delay computation.
 
If I run report_clocks in the elaborated design an error message is returned:
 

ERROR: [Elaboration 18-496] report_clocks: 'report_clocks' is not supported pre-synthesis. Please open a synthesized design (or synthesize the current design) and rerun this command.

Will the command report_clocks be supported on elaborated netlist in the future release?

Solution

From Vivado Design Suite 2013.4 on, the command report_clocks will be supported in elaborated design. 
AR# 59053
Date Created 01/10/2014
Last Updated 08/21/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.3