We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59135

7 Series FPGA GTZ Transceiver - CTLE Tuning Reliability and TX Flatline


The CTLE tuning on the RX of a GTZ lane can cause its own TX to flatline and be stuck. Also, repeated CTLE tuning can produce incorrect CTLE tuning coefficients resulting in low BER (Bit Error Rate) on the GTZ.


These issues are fixed in the Vivado 2013.4 tool, so it is recommended to upgrade to that version for GTZ designs.
AR# 59135
Date 01/20/2014
Status Active
Type General Article
  • Virtex-7 HT
Page Bookmarked