We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 59375

7 Series Integrated Block Wrapper for PCI Express v3.0 - VCS/Modelsim simulation fails when simulating the core generated for Artix-7 device targeting VHDL


Version Found: v3.0
Version Resolved and other Known Issues: See (Xilinx Answer 54643)

When compiling libraries for VCS with the following command and running the script generated with export_simulation to simulate the example design generated with 7 Series Integrated Block Wrapper for PCI Express v3.0 core, for Artix-7 devices,
it runs into an error message:

compile_simlib -simulator vcs_mx -family artix7 -directory ../VCS_LIB_DIRECTORY
export_simulation -simulator vcs_mx -directory SCRIPT -force -lib_map_path ../VCS_LIB_DIRECTORY/

The reported error message is as follows:

Error - [URMI] Unresolved modules
*/data/verilog/src/unisims/GTXE2_CHANNEL.v, 3191
Module definition of above instance is not found in the design.

Note: The issue is also seen with Modelsim.


This is a known issue to be fixed in a future release of the core.

To work around this issue, compile the libraries with " -family all" instead of " -family artix7" as shown below:

compile_simlib -simulator vcs_mx -family all -directory ../VCS_LIB_DIRECTORY

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
02/12/2014 - Initial release

Linked Answer Records

Master Answer Records

AR# 59375
Date 04/18/2014
Status Active
Type Known Issues
  • Artix-7
  • 7 Series Integrated Block for PCI Express (PCIe)